Solutions - Homework 3

(Due date: November 7th @ 5:30 pm)

Presentation and clarity are very important! Show your procedure!

PROBLEM 1 (15 PTS)

D


F

00000

A1B2C3D4F0E1D2C3B

0000þ

- AXI4-Lite interface: The following is the interface for the pipelined 2D convolution kernel. The input/output timing diagram of the pipelined 2D convolutional kernel is shown below. For the input data (0xA1B2C3D4F0E1D2C3B3), the result is 0x2B282 and it appears 6 clock cycles after *E* is asserted.
 - ✓ Given the AXI signals, complete the timing diagram of the signals corresponding to the 2D Convolution Kernel block (E, v, y, F, FQ signals) on the next page.




02B82


myconv2_ip					sly	READ DATA CHANNEL				READ ADDRESS CHANNEL					WRITE RESPONSE CHANNEL			WRITE DATA CHANNEL			WRITE ADDRESS CHANNEL			
FQ	ы	4	A	ı ت	slv_reg_rden	RRESP	RREADY	RVALID	RDATA	ARREADY	ARVALID	ARADDR	slv_reg_wren	ſ	BREADY	BVALID	BRESP	WREADY	WVALID	WDATA	AWREADY	AWVALID	AWADDR	ACLK
000000	00000		S1 S1	· -																Al			 	
- 00	Q	-+	S1										[]]		A1B2C3D4		 7		;¦-└ → ┌─
	·		s2											J							 [╘╴╴╴		
																	$\left \right\rangle$							
	· - -	-+							-+-+			+			<u>+</u> -					FOE		<u> -</u>	7	$\langle - \rightarrow \rangle$
													[]						FOELD2C3		7	4	
			S 2											J						$\left \right $	····-	┙╌╴		
			s1												 		Χ			-				
			S1												<u>t</u>							[-	7	
			S1										[]						000 ⁰ 000B3	[-	7		
			s2											J						\int		<u> </u>		
			ω														$\left \right\rangle$							
			- S 4																					
			S4																					
											<u>+-</u>				+									
		1					<u> </u>			<u>E-</u>]									-				
	02B82		s4			OK				· · · · · ·	<u></u>									-+-+				
102 \$82	82		S4 S1					ن ے۔ - ا	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
- ₿82			S1						000						*									
		-+	S1 S1							<u>E-</u>]				†·									
			s1) OK					 [Ĭ										-		
	· - -	-+					· · · · · ·	rt 	00102B82		+) ·			- +		-		-		
		1											[Ì ·			1				-		

PROBLEM 2 (85 PTS)

- Implement the following circuit using the LUT approach.
- ✓ Input format: [8 7] (unsigned)
- ✓ Output format: [12 11] (unsigned)



- Pre-compute the LUT values and store them as binary numbers in a text file. You can use the MATLAB script LUTvalGen8to12.m to do this. Your VHDL code should read the text file.
- The text file should be divided as follows: the first 256 entries for the first function, the second 256 entries for the second function, and the third 256 entries for the third function:



SIMULATION

- Create a testbench to test your circuit. The testbench must generate all the possible input cases (from 00000000 to 11111111) and write the output results in a text file. For simplicity's sake, it is suggested that you write three 12-bit words per line (256 lines), where each 12-bit word represents the output of a different function.
- To verify the correct operation of your circuit, compare the text file you are generating on the Simulation with the input text file you created for Synthesis.
- Upload the following files to Moodle (an assignment will be created):
 - ✓ VHDL code
 - ✓ VHDL testbench
 - \checkmark Input and output text files.

.....

See attached .zip file: Solutions_hw3_p2.zip.

Fall 2018